rev: tip riscv-reference/instructions.toml -rw-r--r-- 84.0 KiB View raw Log this file
e28225e5a3fcSimon Heath Update readme a little a month ago
                                                                                
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
[ADDI]
name = "Add immediate"
opcode = "OP-IMM / ADDI"
encoding = "I"
extension = "I"
long_description = """
ADDI adds the sign-extended 12-bit immediate to register rs1. Arithmetic overflow is ignored and
the result is simply the low XLEN bits of the result. ADDI rd, rs1, 0 is used to implement the MV
rd, rs1 assembler pseudoinstruction.
"""


[SLTI]
name = "Set less than immediate"
opcode = "OP-IMM / SLTI"
encoding = "I"
extension = "I"
long_description = """
SLTI (set less than immediate) places the value 1 in register rd if register rs1 is less than the signextended immediate when both are treated as signed numbers, else 0 is written to rd. SLTIU is
similar but compares the values as unsigned numbers (i.e., the immediate is first sign-extended to
XLEN bits then treated as an unsigned number). Note, SLTIU rd, rs1, 1 sets rd to 1 if rs1 equals
zero, otherwise sets rd to 0 (assembler pseudoinstruction SEQZ rd, rs)
"""


[SLTIU]
name = "Set less than immediate unsigned"
opcode = "OP-IMM / SLTIU"
encoding = "I"
extension = "I"
long_description = """
SLTI (set less than immediate) places the value 1 in register rd if register rs1 is less than the signextended immediate when both are treated as signed numbers, else 0 is written to rd. SLTIU is
similar but compares the values as unsigned numbers (i.e., the immediate is first sign-extended to
XLEN bits then treated as an unsigned number). Note, SLTIU rd, rs1, 1 sets rd to 1 if rs1 equals
zero, otherwise sets rd to 0 (assembler pseudoinstruction SEQZ rd, rs)
"""

[ANDI]
name = "AND immediate"
opcode = "OP-IMM / ANDI"
encoding = "I"
extension = "I"
long_description = """
ANDI, ORI, XORI are logical operations that perform bitwise AND, OR, and XOR on register rs1
and the sign-extended 12-bit immediate and place the result in rd. Note, XORI rd, rs1, -1 performs
a bitwise logical inversion of register rs1 (assembler pseudoinstruction
NOT rd, rs).
"""

[ORI]
name = "OR immediate"
opcode = "OP-IMM / ORI"
encoding = "I"
extension = "I"
long_description = """
ANDI, ORI, XORI are logical operations that perform bitwise AND, OR, and XOR on register rs1
and the sign-extended 12-bit immediate and place the result in rd. Note, XORI rd, rs1, -1 performs
a bitwise logical inversion of register rs1 (assembler pseudoinstruction
NOT rd, rs).
"""

[XORI]
name = "XOR immediate"
opcode = "OP-IMM / XORI"
encoding = "I"
extension = "I"
long_description = """
ANDI, ORI, XORI are logical operations that perform bitwise AND, OR, and XOR on register rs1
and the sign-extended 12-bit immediate and place the result in rd. Note, XORI rd, rs1, -1 performs
a bitwise logical inversion of register rs1 (assembler pseudoinstruction
NOT rd, rs).
"""

[SLLI]
name = "Shift left logical immediate"
opcode = "OP-IMM / SLLI"
encoding = "I"
extension = "I"
long_description = """
Shifts by a constant are encoded as a specialization of the I-type
format.  The operand to be shiftedis inrs1, and the shift amount is
encoded in the lower 5 bits of the I-immediate field.  The rightshift
type is encoded in bit 30.  SLLI is a logical left shift (zeros are
shifted into the lower bits); SRLI is a logical right shift (zeros are
shifted into the upper bits); and SRAI is an arithmetic rightshift (the
original sign bit is copied into the vacated upper bits).
"""

[SRLI]
name = "Shift right logical immediate"
opcode = "OP-IMM / SRLI"
encoding = "I"
extension = "I"
long_description = """
Shifts by a constant are encoded as a specialization of the I-type
format.  The operand to be shiftedis inrs1, and the shift amount is
encoded in the lower 5 bits of the I-immediate field.  The rightshift
type is encoded in bit 30.  SLLI is a logical left shift (zeros are
shifted into the lower bits); SRLI is a logical right shift (zeros are
shifted into the upper bits); and SRAI is an arithmetic rightshift (the
original sign bit is copied into the vacated upper bits).
"""

[SRAI]
name="Shift right arithmetic immediate"
opcode = "OP-IMM / SRAI"
encoding = "I"
extension = "I"
long_description = """
Shifts by a constant are encoded as a specialization of the I-type
format.  The operand to be shiftedis inrs1, and the shift amount is
encoded in the lower 5 bits of the I-immediate field.  The rightshift
type is encoded in bit 30.  SLLI is a logical left shift (zeros are
shifted into the lower bits); SRLI is a logical right shift (zeros are
shifted into the upper bits); and SRAI is an arithmetic rightshift (the
original sign bit is copied into the vacated upper bits).
"""

[LUI]
name = "Load upper immediate"
opcode = "LUI"
encoding = "U"
extension = "I"
long_description = """
LUI (load upper immediate) is used to build 32-bit constants and uses the U-type format.  LUIplaces the U-immediate value in the top 20 bits of the destination registerrd, filling in the lowest12 bits with zeros.
"""

[AUIPC]
name = "Add upper immediate to PC"
opcode = "AUIPC"
encoding = "U"
extension = "I"
long_description = """
AUIPC (add upper immediate topc) is used to buildpc-relative addresses and uses the U-typeformat.  AUIPC forms a 32-bit offset from the 20-bit U-immediate, filling in the lowest 12 bits withzeros, adds this offset to the address of the AUIPC instruction, then places the result in registerrd.
"""

[ADD]
name = "Add"
opcode = "OP / ADD / 0"
encoding = "R"
extension = "I"
long_description = """
ADD performs the addition of rs 1andrs2. SUB performs the subtraction of rs2 from rs1. Overflow sare ignored and the low XLEN bits of results are written to the destination rd.
"""


[SUB]
name = "SUB"
opcode = "OP / SUB / 0b0100000"
encoding = "R"
extension = "I"
long_description = """
ADD performs the addition of rs 1andrs2. SUB performs the subtraction of rs2 from rs1. Overflow sare ignored and the low XLEN bits of results are written to the destination rd.
"""

[SLT]
name = "Signed less than compare"
opcode = "OP / SLT / 0"
encoding = "R"
extension = "I"
long_description = """
SLT and SLTU perform signed and unsigned compares respectively, writing 1 tordifrs1<rs2, 0 otherwise.  Note,
SLTU rd,x0,rs2 sets rd to  1  if rs2 is  not  equal  to  zero,  otherwise  sets rd to  zero  (assembler pseudoinstruction SNEZ rd, rs).
"""

[SLTU]
name = "Signed less than compare unsigned"
opcode = "OP / SLTU / 0"
encoding = "R"
extension = "I"
long_description = """
SLT and SLTU perform signed and unsigned compares respectively, writing 1 tordifrs1<rs2, 0 otherwise.  Note,
SLTU rd,x0,rs2 sets rd to  1  if rs2 is  not  equal  to  zero,  otherwise  sets rd to  zero  (assembler pseudoinstruction SNEZ rd, rs).
"""

[AND]
name = "AND"
opcode = "OP / AND / 0"
encoding = "R"
extension = "I"
long_description = """
AND, OR, and XOR perform bitwise logical operations.
"""

[OR]
name = "OR"
opcode = "OP / OR / 0"
encoding = "R"
extension = "I"
long_description = """
AND, OR, and XOR perform bitwise logical operations.
"""

[XOR]
name = "XOR"
opcode = "OP / XOR / 0"
encoding = "R"
extension = "I"
long_description = """
AND, OR, and XOR perform bitwise logical operations.
"""

[SLL]
name = "Shift left logical"
opcode = "OP / SLL / 0"
encoding = "R"
extension = "I"
long_description = """
SLL, SRL, and SRA perform logical left, logical right, and arithmetic right shifts on the value inregister rs1 by the shift amount held in the lower 5 bits of register rs2
"""

[SRL]
name = "Shift right logical"
opcode = "OP / SRL / 0"
encoding = "R"
extension = "I"
long_description = """
SLL, SRL, and SRA perform logical left, logical right, and arithmetic right shifts on the value inregister rs1 by the shift amount held in the lower 5 bits of register rs2
"""

[SRA]
name = "Shift right arithmetic"
opcode = "OP / SRA / 0b0100000"
encoding = "R"
extension = "I"
long_description = """
SLL, SRL, and SRA perform logical left, logical right, and arithmetic right shifts on the value inregister rs1 by the shift amount held in the lower 5 bits of register rs2
"""

[NOP]
name = "No operation"
opcode = "OP-IMM / ADDI"
encoding = "I"
extension = "I"
long_description = """
The NOP instruction does not change any architecturally visible state, except for advancing the pc and incrementing any applicable performance counters.  NOP is encoded as ADDI x0, x0, 0.
"""

[J]
name = "Unconditional jump"
opcode = "JAL"
encoding = "J"
extension = "I"
long_description = """
Plain unconditional jumps (assembler pseudoinstruction J) are encoded as
a JAL with rd=x0.
"""

[JAL]
name = "Jump and link"
opcode = "JAL"
encoding = "J"
extension = "I"
long_description = """
The  jump  and  link  (JAL)  instruction  uses  the  J-type  format,  where  the  J-immediate  encodes  asigned offset in multiples of 2 bytes.  The offset is sign-extended and added to the address of thejump instruction to form the jump target address.  Jumps can therefore target a±1 MiB range.  JAL stores the address of the instruction following the jump (pc+4) into register rd.  The standard software calling convention uses x1 as the return address register and x5 as an alternate link register
"""

[JALR]
name = "Jump and link register"
opcode = "JAL"
encoding = "I"
extension = "I"
long_description = """
The indirect jump instruction JALR (jump and link register) uses the I-type encoding. The target
address is obtained by adding the sign-extended 12-bit I-immediate to the register rs1, then setting
the least-significant bit of the result to zero. The address of the instruction following the jump
(pc+4) is written to register rd. Register x0 can be used as the destination if the result is not
required.
"""

[BEQ]
name = "Branch if equal"
opcode = "BRANCH / BEQ"
encoding = "B"
extension = "I"
long_description = """
Branch instructions compare two registers. BEQ and BNE take the branch if registers rs1 and rs2
are equal or unequal respectively. BLT and BLTU take the branch if rs1 is less than rs2, using
signed and unsigned comparison respectively. BGE and BGEU take the branch if rs1 is greater
than or equal to rs2, using signed and unsigned comparison respectively. Note, BGT, BGTU,
BLE, and BLEU can be synthesized by reversing the operands to BLT, BLTU, BGE, and BGEU,
respectively
"""


[BNE]
name = "Branch if not equal"
opcode = "BRANCH / BNE"
encoding = "B"
extension = "I"
long_description = """
Branch instructions compare two registers. BEQ and BNE take the branch if registers rs1 and rs2
are equal or unequal respectively. BLT and BLTU take the branch if rs1 is less than rs2, using
signed and unsigned comparison respectively. BGE and BGEU take the branch if rs1 is greater
than or equal to rs2, using signed and unsigned comparison respectively. Note, BGT, BGTU,
BLE, and BLEU can be synthesized by reversing the operands to BLT, BLTU, BGE, and BGEU,
respectively
"""

[BLT]
name = "Branch if less than"
opcode = "BRANCH / BLT"
encoding = "B"
extension = "I"
long_description = """
Branch instructions compare two registers. BEQ and BNE take the branch if registers rs1 and rs2
are equal or unequal respectively. BLT and BLTU take the branch if rs1 is less than rs2, using
signed and unsigned comparison respectively. BGE and BGEU take the branch if rs1 is greater
than or equal to rs2, using signed and unsigned comparison respectively. Note, BGT, BGTU,
BLE, and BLEU can be synthesized by reversing the operands to BLT, BLTU, BGE, and BGEU,
respectively
"""

[BLTU]
name = "Branch if less than unsigned"
opcode = "BRANCH / BLTU"
encoding = "B"
extension = "I"
long_description = """
Branch instructions compare two registers. BEQ and BNE take the branch if registers rs1 and rs2
are equal or unequal respectively. BLT and BLTU take the branch if rs1 is less than rs2, using
signed and unsigned comparison respectively. BGE and BGEU take the branch if rs1 is greater
than or equal to rs2, using signed and unsigned comparison respectively. Note, BGT, BGTU,
BLE, and BLEU can be synthesized by reversing the operands to BLT, BLTU, BGE, and BGEU,
respectively
"""

[BGE]
name = "Branch if greater or equal"
opcode = "BRANCH / BGE"
encoding = "B"
extension = "I"
long_description = """
Branch instructions compare two registers. BEQ and BNE take the branch if registers rs1 and rs2
are equal or unequal respectively. BLT and BLTU take the branch if rs1 is less than rs2, using
signed and unsigned comparison respectively. BGE and BGEU take the branch if rs1 is greater
than or equal to rs2, using signed and unsigned comparison respectively. Note, BGT, BGTU,
BLE, and BLEU can be synthesized by reversing the operands to BLT, BLTU, BGE, and BGEU,
respectively
"""

[BGEU]
name = "Branch if greater or equal unsigned"
opcode = "BRANCH / BGEU"
encoding = "B"
extension = "I"
long_description = """
Branch instructions compare two registers. BEQ and BNE take the branch if registers rs1 and rs2
are equal or unequal respectively. BLT and BLTU take the branch if rs1 is less than rs2, using
signed and unsigned comparison respectively. BGE and BGEU take the branch if rs1 is greater
than or equal to rs2, using signed and unsigned comparison respectively. Note, BGT, BGTU,
BLE, and BLEU can be synthesized by reversing the operands to BLT, BLTU, BGE, and BGEU,
respectively
"""

[LW]
name = "Load word"
opcode = "LOAD / width"
encoding = "I"
extension = "I"
long_description = """
The LW instruction loads a 32-bit value from memory into rd. LH loads a 16-bit value from memory,
then sign-extends to 32-bits before storing in rd. LHU loads a 16-bit value from memory but then
zero extends to 32-bits before storing in rd. LB and LBU are defined analogously for 8-bit values.
"""

[LH]
name = "Load half word"
opcode = "LOAD / width"
encoding = "I"
extension = "I"
long_description = """
The LW instruction loads a 32-bit value from memory into rd. LH loads a 16-bit value from memory,
then sign-extends to 32-bits before storing in rd. LHU loads a 16-bit value from memory but then
zero extends to 32-bits before storing in rd. LB and LBU are defined analogously for 8-bit values.
"""

[LHU]
name = "Load half word unsigned"
opcode = "LOAD / width"
encoding = "I"
extension = "I"
long_description = """
The LW instruction loads a 32-bit value from memory into rd. LH loads a 16-bit value from memory,
then sign-extends to 32-bits before storing in rd. LHU loads a 16-bit value from memory but then
zero extends to 32-bits before storing in rd. LB and LBU are defined analogously for 8-bit values.
"""

[LB]
name = "Load byte"
opcode = "LOAD / width"
encoding = "I"
extension = "I"
long_description = """
The LW instruction loads a 32-bit value from memory into rd. LH loads a 16-bit value from memory,
then sign-extends to 32-bits before storing in rd. LHU loads a 16-bit value from memory but then
zero extends to 32-bits before storing in rd. LB and LBU are defined analogously for 8-bit values.
"""

[LBU]
name = "Load byte unsigned"
opcode = "LOAD / width"
encoding = "I"
extension = "I"
long_description = """
The LW instruction loads a 32-bit value from memory into rd. LH loads a 16-bit value from memory,
then sign-extends to 32-bits before storing in rd. LHU loads a 16-bit value from memory but then
zero extends to 32-bits before storing in rd. LB and LBU are defined analogously for 8-bit values.
"""


[SW]
name = "Store word"
opcode = "STORE / width"
encoding = "S"
extension = "I"
long_description = """
The SW, SH, and SB instructions store 32-bit, 16-bit, and 8-bit values from the low bits of register
rs2 to memory
"""

[SH]
name = "Store half word"
opcode = "STORE / width"
encoding = "S"
extension = "I"
long_description = """
The SW, SH, and SB instructions store 32-bit, 16-bit, and 8-bit values from the low bits of register
rs2 to memory
"""

[SB]
name = "Store byte"
opcode = "STORE / width"
encoding = "S"
extension = "I"
long_description = """
The SW, SH, and SB instructions store 32-bit, 16-bit, and 8-bit values from the low bits of register
rs2 to memory
"""

[FENCE]
name = "Fence"
opcode = "MISC-MEM / FENCE"
encoding = "I"
extension = "I"
long_description = """
The FENCE instruction is used to order device I/O and memory accesses as
viewed by other RISCV harts and external devices or coprocessors. Any
combination of device input (I), device output (O), memory reads (R),
and memory writes (W) may be ordered with respect to any combination of
the same. Informally, no other RISC-V hart or external device can
observe any operation in the successor set following a FENCE before any
operation in the predecessor set preceding the FENCE. Chapter 14
provides a precise description of the RISC-V memory consistency model
"""

[ECALL]
name = "Environment call"
opcode = "SYSTEM / PRIV / ECALL"
encoding = "I"
extension = "I"
long_description = """
The ECALL instruction is used to make a service request to the execution environment. The EEI
will define how parameters for the service request are passed, but usually these will be in defined
locations in the integer register file
"""

[EBREAK]
name = "Environment break point"
opcode = "SYSTEM / PRIV / EBREAK"
encoding = "I"
extension = "I"
long_description = """
The EBREAK instruction is used to return control to a debugging environment.
"""

[HINT]
name = "Hint"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
RV32I reserves a large encoding space for HINT instructions, which are usually used to communicate performance hints to the microarchitecture. HINTs are encoded as integer computational
instructions with rd=x0. Hence, like the NOP instruction, HINTs do not change any architecturally
visible state, except for advancing the pc and any applicable performance counters. Implementations are always allowed to ignore the encoded hints.
"""

["FENCE.I"]
name = "Fence"
opcode = "MISC-MEM / FENCE.I"
encoding = "I"
extension = "Zifencei"
long_description = """
The FENCE.I instruction is used to synchronize the instruction and data streams. RISC-V does
not guarantee that stores to instruction memory will be made visible to instruction fetches on a
RISC-V hart until that hart executes a FENCE.I instruction. A FENCE.I instruction ensures that
a subsequent instruction fetch on a RISC-V hart will see any previous data stores already visible to
the same RISC-V hart. FENCE.I does not ensure that other RISC-V harts’ instruction fetches will
observe the local hart’s stores in a multiprocessor system. To make a store to instruction memory
visible to all RISC-V harts, the writing hart has to execute a data FENCE before requesting that
all remote RISC-V harts execute a FENCE.I.

The unused fields in the FENCE.I instruction, imm[11:0], rs1, and rd, are reserved for finer-grain
fences in future extensions. For forward compatibility, base implementations shall ignore these
fields, and standard software shall zero these fields.
"""

[ADDIW]
name = "Add immediate word"
opcode = "OP-IMM-32 / ADDIW"
encoding = "I"
extension = "I"
long_description = """
ADDIW is an RV64I instruction that adds the sign-extended 12-bit immediate to register rs1
and produces the proper sign-extension of a 32-bit result in rd. Overflows are ignored and the
result is the low 32 bits of the result sign-extended to 64 bits. Note, ADDIW rd, rs1, 0 writes
the sign-extension of the lower 32 bits of register rs1 into register rd (assembler pseudoinstruction
SEXT.W)
"""

[SLLIW]
name = "Shift left logical immediate word"
opcode = "OP-IMM-32 / SLLIW"
encoding = "I"
extension = "I"
long_description = """
SLLIW, SRLIW, and SRAIW are RV64I-only instructions that are analogously defined but operate
on 32-bit values and produce signed 32-bit results. SLLIW, SRLIW, and SRAIW encodings with
imm[5] ̸= 0 are reserved.
"""

[SRLIW]
name = "Shift right logical immediate word"
opcode = "OP-IMM-32 / SLLIW"
encoding = "I"
extension = "I"
long_description = """
SLLIW, SRLIW, and SRAIW are RV64I-only instructions that are analogously defined but operate
on 32-bit values and produce signed 32-bit results. SLLIW, SRLIW, and SRAIW encodings with
imm[5] ̸= 0 are reserved.
"""


[SRAIW]
name = "Shift right arithmetic immediate word"
opcode = "OP-IMM-32 / SRAIW"
encoding = "I"
extension = "I"
long_description = """
SLLIW, SRLIW, and SRAIW are RV64I-only instructions that are analogously defined but operate
on 32-bit values and produce signed 32-bit results. SLLIW, SRLIW, and SRAIW encodings with
imm[5] ̸= 0 are reserved.
"""

[ADDW]
name = "Add word"
opcode = "OP-32 / ADDW"
encoding = "R"
extension = "I"
long_description = """
ADDW and SUBW are RV64I-only instructions that are defined analogously to ADD and SUB
but operate on 32-bit values and produce signed 32-bit results. Overflows are ignored, and the low
32-bits of the result is sign-extended to 64-bits and written to the destination register
"""

[SUBW]
name = "Subtract word"
opcode = "OP-32 / SUBW"
encoding = "R"
extension = "I"
long_description = """
ADDW and SUBW are RV64I-only instructions that are defined analogously to ADD and SUB
but operate on 32-bit values and produce signed 32-bit results. Overflows are ignored, and the low
32-bits of the result is sign-extended to 64-bits and written to the destination register
"""

[SLLW]
name = "Shift left logical word"
opcode = "OP-32 / SLLW"
encoding = "R"
extension = "I"
long_description = """
SLLW, SRLW, and SRAW are RV64I-only instructions that are analogously defined but operate
on 32-bit values and produce signed 32-bit results. The shift amount is given by rs2[4:0]
"""

[SRLW]
name = "Shift right logical word"
opcode = "OP-32 / SRLW"
encoding = "R"
extension = "I"
long_description = """
SLLW, SRLW, and SRAW are RV64I-only instructions that are analogously defined but operate
on 32-bit values and produce signed 32-bit results. The shift amount is given by rs2[4:0]
"""

[SRAW]
name = "Shift right arithmetic word"
opcode = "OP-32 / SRAW"
encoding = "R"
extension = "I"
long_description = """
SLLW, SRLW, and SRAW are RV64I-only instructions that are analogously defined but operate
on 32-bit values and produce signed 32-bit results. The shift amount is given by rs2[4:0]
"""

[LA]
name = "Load absolute address"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
Load absolute address, where delta = symbol − pc.

Non-position-independent version:
auipc rd, delta[31 : 12] + delta[11]
addi rd, rd, delta[11:0]

Position-independent version:
auipc rd, delta[31 : 12] + delta[11]
l{w|d} rd, rd, delta[11:0]

"""

[LLA]
name = "Load local address"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
Load local address, where delta = symbol − pc

auipc rd, delta[31 : 12] + delta[11]
addi rd, rd, delta[11:0]
"""

["LB/LH/LW/LD"]
name = "Load global byte/halfword/word/double"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
Load global

auipc rd, delta[31 : 12] + delta[11]
l{b|h|w|d} rd, delta[11:0](rd)
"""

["SB/SH/SW/SD"]
name = "Store global byte/halfword/word/double"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
Store global

auipc rt, delta[31 : 12] + delta[11]
s{b|h|w|d} rd, delta[11:0](rt)
"""

[LI]
name = "Load immediate"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
Load immediate.  Expands to "myriad sequences".
"""

[MV]
name = "Move"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
Copy register

add rd, rs, 0
"""

[NOT]
name = "One's complement negate"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
One's complement negation.

xori rd, rs, -1
"""

[NEG]
name = "Two's complement negate"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
Two's complement negation.

sub rd, x0, rs
"""

[NEGW]
name = "Two's complement negate word"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
Two's complement negation, word length.

subw rd, x0, rs
"""


["SEXT.W"]
name = "Sign extend word"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
Sign extend word

addiw rd, rs, 0
"""

[SEQZ]
name = "Set if equal to zero"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
sltiu rd, rs, 1
"""

[SNEZ]
name = "Set if not equal zero"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
sltu rd, x0, rs
"""

[SLTZ]
name = "Set if less than zero"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
slt rd, rs, x0
"""


[SGTZ]
name = "Set if greater than zero"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
lst rd, x0, rs
"""

[BEQZ]
name = "Branch if equal to zero"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
beq rs, x0, offset
"""

[BNEZ]
name = "Branch if not equal zero"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
bne rs, x0, offset
"""

[BLEZ]
name = "Branch if less than zero"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
bge x0, rs, offset
"""


[BGEZ]
name = "Branch if greater or equal to zero"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
bge rs, x0, offset
"""

[BLTZ]
name = "Branch if less than zero"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
blt rs, x0, offset
"""

[BGTZ]
name = "Branch if greater than zero"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
blt x0, rs, offset
"""

[BTG]
name = "Branch if greater than"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
blt rt, rs, offset
"""


[BLE]
name = "Branch if less than or equal"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
bge rt, rs, offset
"""

[BGTU]
name = "Branch if greater than, unsigned"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
bltu rt, rs, offset
"""

[BLEU]
name = "Branch if less than, unsigned"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
bgeu rt, rs, offset
"""

[JR]
name = "Jump register"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
jalr x0, 0(rs)
"""


[RET]
name = "Return from subroutine"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
jalr x0, 0(x1)
"""

[CALL]
name = "Call far-away subroutine"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
auipc x1, offset[31 : 12] + offset[11]
jalr x1, offset[11:0](x1)
"""

[TAIL]
name = "Tail call far-away subroutine"
opcode = ""
encoding = "pseudo"
extension = "I"
long_description = """
auipc x6, offset[31 : 12] + offset[11]
jalr x0, offset[11:0](x6)
"""

[MUL]
name = "Multiply"
opcode = "OP / MUL / MULDIV"
encoding = "R"
extension = "M"
long_description = """
MUL performs an XLEN-bit×XLEN-bit multiplication of rs1 by rs2 and places the lower XLEN bits
in the destination register. MULH, MULHU, and MULHSU perform the same multiplication but re-
turn the upper XLEN bits of the full 2×XLEN-bit product, for signed×signed, unsigned×unsigned,
and signed rs1×unsigned rs2 multiplication, respectively. If both the high and low bits of the same
product are required, then the recommended code sequence is: MULH[[S]U] rdh, rs1, rs2; MUL
rdl, rs1, rs2 (source register specifiers must be in same order and rdh cannot be the same as rs1 or
rs2). Microarchitectures can then fuse these into a single multiply operation instead of performing
two separate multiplies.
"""


[MULH]
name = "Multiply high"
opcode = "OP / MULH / MULDIV"
encoding = "R"
extension = "M"
long_description = """
MUL performs an XLEN-bit×XLEN-bit multiplication of rs1 by rs2 and places the lower XLEN bits
in the destination register. MULH, MULHU, and MULHSU perform the same multiplication but re-
turn the upper XLEN bits of the full 2×XLEN-bit product, for signed×signed, unsigned×unsigned,
and signed rs1×unsigned rs2 multiplication, respectively. If both the high and low bits of the same
product are required, then the recommended code sequence is: MULH[[S]U] rdh, rs1, rs2; MUL
rdl, rs1, rs2 (source register specifiers must be in same order and rdh cannot be the same as rs1 or
rs2). Microarchitectures can then fuse these into a single multiply operation instead of performing
two separate multiplies.
"""


[MULHU]
name = "Multiply high unsigned"
opcode = "OP / MULHW / MULDIV"
encoding = "R"
extension = "M"
long_description = """
MUL performs an XLEN-bit×XLEN-bit multiplication of rs1 by rs2 and places the lower XLEN bits
in the destination register. MULH, MULHU, and MULHSU perform the same multiplication but re-
turn the upper XLEN bits of the full 2×XLEN-bit product, for signed×signed, unsigned×unsigned,
and signed rs1×unsigned rs2 multiplication, respectively. If both the high and low bits of the same
product are required, then the recommended code sequence is: MULH[[S]U] rdh, rs1, rs2; MUL
rdl, rs1, rs2 (source register specifiers must be in same order and rdh cannot be the same as rs1 or
rs2). Microarchitectures can then fuse these into a single multiply operation instead of performing
two separate multiplies.
"""


[MULHSU]
name = "Multiply high signed-unsigned"
opcode = "OP / MULHSW / MULDIV"
encoding = "R"
extension = "M"
long_description = """
MUL performs an XLEN-bit×XLEN-bit multiplication of rs1 by rs2 and places the lower XLEN bits
in the destination register. MULH, MULHU, and MULHSU perform the same multiplication but re-
turn the upper XLEN bits of the full 2×XLEN-bit product, for signed×signed, unsigned×unsigned,
and signed rs1×unsigned rs2 multiplication, respectively. If both the high and low bits of the same
product are required, then the recommended code sequence is: MULH[[S]U] rdh, rs1, rs2; MUL
rdl, rs1, rs2 (source register specifiers must be in same order and rdh cannot be the same as rs1 or
rs2). Microarchitectures can then fuse these into a single multiply operation instead of performing
two separate multiplies.
"""


[MULW]
name = "Multiply word"
opcode = "OP-32 / MULW / MULDIV"
encoding = "R"
extension = "M"
long_description = """
MULW is an RV64 instruction that multiplies the lower 32 bits of the source registers, placing the
sign-extension of the lower 32 bits of the result into the destination register.
"""


[DIV]
name = "Divide"
opcode = "OP / DIV / MULDIV"
encoding = "R"
extension = "M"
long_description = """
DIV and DIVU perform an XLEN bits by XLEN bits signed and unsigned integer division of rs1 by
rs2, rounding towards zero. REM and REMU provide the remainder of the corresponding division
operation. For REM, the sign of the result equals the sign of the dividend.
For both signed and unsigned division, it holds that dividend = divisor × quotient + remainder.
If both the quotient and remainder are required from the same division, the recommended code
sequence is: DIV[U] rdq, rs1, rs2; REM[U] rdr, rs1, rs2 (rdq cannot be the same as rs1 or rs2).
Microarchitectures can then fuse these into a single divide operation instead of performing two
separate divides.
"""

[DIVU]
name = "Divide unsigned"
opcode = "OP / DIVU / MULDIV"
encoding = "R"
extension = "M"
long_description = """
DIV and DIVU perform an XLEN bits by XLEN bits signed and unsigned integer division of rs1 by
rs2, rounding towards zero. REM and REMU provide the remainder of the corresponding division
operation. For REM, the sign of the result equals the sign of the dividend.
For both signed and unsigned division, it holds that dividend = divisor × quotient + remainder.
If both the quotient and remainder are required from the same division, the recommended code
sequence is: DIV[U] rdq, rs1, rs2; REM[U] rdr, rs1, rs2 (rdq cannot be the same as rs1 or rs2).
Microarchitectures can then fuse these into a single divide operation instead of performing two
separate divides.
"""

[REM]
name = "Remainder"
opcode = "OP / REM / MULDIV"
encoding = "R"
extension = "M"
long_description = """
DIV and DIVU perform an XLEN bits by XLEN bits signed and unsigned integer division of rs1 by
rs2, rounding towards zero. REM and REMU provide the remainder of the corresponding division
operation. For REM, the sign of the result equals the sign of the dividend.
For both signed and unsigned division, it holds that dividend = divisor × quotient + remainder.
If both the quotient and remainder are required from the same division, the recommended code
sequence is: DIV[U] rdq, rs1, rs2; REM[U] rdr, rs1, rs2 (rdq cannot be the same as rs1 or rs2).
Microarchitectures can then fuse these into a single divide operation instead of performing two
separate divides.
"""

[REMU]
name = "Remainder unsigned"
opcode = "OP / REMU / MULDIV"
encoding = "R"
extension = "M"
long_description = """
DIV and DIVU perform an XLEN bits by XLEN bits signed and unsigned integer division of rs1 by
rs2, rounding towards zero. REM and REMU provide the remainder of the corresponding division
operation. For REM, the sign of the result equals the sign of the dividend.
For both signed and unsigned division, it holds that dividend = divisor × quotient + remainder.
If both the quotient and remainder are required from the same division, the recommended code
sequence is: DIV[U] rdq, rs1, rs2; REM[U] rdr, rs1, rs2 (rdq cannot be the same as rs1 or rs2).
Microarchitectures can then fuse these into a single divide operation instead of performing two
separate divides.
"""

[DIVW]
name = "Divide word"
opcode = "OP-32 / DIVW / MULDIV"
encoding = "R"
extension = "M"
long_description = """
DIVW and DIVUW are RV64 instructions that divide the lower 32 bits of rs1 by the lower 32
bits of rs2, treating them as signed and unsigned integers respectively, placing the 32-bit quotient
in rd, sign-extended to 64 bits. REMW and REMUW are RV64 instructions that provide the
corresponding signed and unsigned remainder operations respectively. Both REMW and REMUW
always sign-extend the 32-bit result to 64 bits, including on a divide by zero.
"""

[DIVUW]
name = "Divide word unsigned"
opcode = "OP-32 / DIVUW / MULDIV"
encoding = "R"
extension = "M"
long_description = """
DIVW and DIVUW are RV64 instructions that divide the lower 32 bits of rs1 by the lower 32
bits of rs2, treating them as signed and unsigned integers respectively, placing the 32-bit quotient
in rd, sign-extended to 64 bits. REMW and REMUW are RV64 instructions that provide the
corresponding signed and unsigned remainder operations respectively. Both REMW and REMUW
always sign-extend the 32-bit result to 64 bits, including on a divide by zero.
"""

[REMW]
name = "Remainder word"
opcode = "OP-32 / REMW / MULDIV"
encoding = "R"
extension = "M"
long_description = """
DIVW and DIVUW are RV64 instructions that divide the lower 32 bits of rs1 by the lower 32
bits of rs2, treating them as signed and unsigned integers respectively, placing the 32-bit quotient
in rd, sign-extended to 64 bits. REMW and REMUW are RV64 instructions that provide the
corresponding signed and unsigned remainder operations respectively. Both REMW and REMUW
always sign-extend the 32-bit result to 64 bits, including on a divide by zero.
"""

[REMUW]
name = "Remainder word unsigned"
opcode = "OP-32 / REMUW / MULDIV"
encoding = "R"
extension = "M"
long_description = """
DIVW and DIVUW are RV64 instructions that divide the lower 32 bits of rs1 by the lower 32
bits of rs2, treating them as signed and unsigned integers respectively, placing the 32-bit quotient
in rd, sign-extended to 64 bits. REMW and REMUW are RV64 instructions that provide the
corresponding signed and unsigned remainder operations respectively. Both REMW and REMUW
always sign-extend the 32-bit result to 64 bits, including on a divide by zero.
"""

["LR.W"]
name = "Load reserved word"
opcode = "AMO / width / LR.W"
encoding = "R"
extension = "A"
long_description = """
Complex atomic memory operations on a single memory word or doubleword are performed with the
load-reserved (LR) and store-conditional (SC) instructions. LR.W loads a word from the address
in rs1, places the sign-extended value in rd, and registers a reservation set—a set of bytes that
subsumes the bytes in the addressed word. SC.W conditionally writes a word in rs2 to the address
in rs1: the SC.W succeeds only if the reservation is still valid and the reservation set contains the
bytes being written. If the SC.W succeeds, the instruction writes the word in rs2 to memory, and
it writes zero to rd. If the SC.W fails, the instruction does not write to memory, and it writes a
nonzero value to rd. Regardless of success or failure, executing an SC.W instruction invalidates
any reservation held by this hart. LR.D and SC.D act analogously on doublewords and are only
available on RV64. For RV64, LR.W and SC.W sign-extend the value placed in rd.
"""

["LR.D"]
name = "Load reserved doubleword"
opcode = "AMO / width / LR.D"
encoding = "R"
extension = "A"
long_description = """
Complex atomic memory operations on a single memory word or doubleword are performed with the
load-reserved (LR) and store-conditional (SC) instructions. LR.W loads a word from the address
in rs1, places the sign-extended value in rd, and registers a reservation set—a set of bytes that
subsumes the bytes in the addressed word. SC.W conditionally writes a word in rs2 to the address
in rs1: the SC.W succeeds only if the reservation is still valid and the reservation set contains the
bytes being written. If the SC.W succeeds, the instruction writes the word in rs2 to memory, and
it writes zero to rd. If the SC.W fails, the instruction does not write to memory, and it writes a
nonzero value to rd. Regardless of success or failure, executing an SC.W instruction invalidates
any reservation held by this hart. LR.D and SC.D act analogously on doublewords and are only
available on RV64. For RV64, LR.W and SC.W sign-extend the value placed in rd.
"""

["SC.W"]
name = "Store conditional word"
opcode = "AMO / width / SC.W"
encoding = "R"
extension = "A"
long_description = """
Complex atomic memory operations on a single memory word or doubleword are performed with the
load-reserved (LR) and store-conditional (SC) instructions. LR.W loads a word from the address
in rs1, places the sign-extended value in rd, and registers a reservation set—a set of bytes that
subsumes the bytes in the addressed word. SC.W conditionally writes a word in rs2 to the address
in rs1: the SC.W succeeds only if the reservation is still valid and the reservation set contains the
bytes being written. If the SC.W succeeds, the instruction writes the word in rs2 to memory, and
it writes zero to rd. If the SC.W fails, the instruction does not write to memory, and it writes a
nonzero value to rd. Regardless of success or failure, executing an SC.W instruction invalidates
any reservation held by this hart. LR.D and SC.D act analogously on doublewords and are only
available on RV64. For RV64, LR.W and SC.W sign-extend the value placed in rd.
"""

["SC.D"]
name = "Store conditional doubleword"
opcode = "AMO / width / SC.D"
encoding = "R"
extension = "A"
long_description = """
Complex atomic memory operations on a single memory word or doubleword are performed with the
load-reserved (LR) and store-conditional (SC) instructions. LR.W loads a word from the address
in rs1, places the sign-extended value in rd, and registers a reservation set—a set of bytes that
subsumes the bytes in the addressed word. SC.W conditionally writes a word in rs2 to the address
in rs1: the SC.W succeeds only if the reservation is still valid and the reservation set contains the
bytes being written. If the SC.W succeeds, the instruction writes the word in rs2 to memory, and
it writes zero to rd. If the SC.W fails, the instruction does not write to memory, and it writes a
nonzero value to rd. Regardless of success or failure, executing an SC.W instruction invalidates
any reservation held by this hart. LR.D and SC.D act analogously on doublewords and are only
available on RV64. For RV64, LR.W and SC.W sign-extend the value placed in rd.
"""


["AMOSWAP.W"]
name = "Atomic swap word"
opcode = "AMO / width / AMOSWAP.W"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

["AMOSWAP.D"]
name = "Atomic swap doubleword"
opcode = "AMO / width / AMOSWAP.D"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""


["AMOADD.W"]
name = "Atomic ADD word"
opcode = "AMO / width / AMOADD.W"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

["AMOADD.D"]
name = "Atomic ADD doubleword"
opcode = "AMO / width / AMOADD.D"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

["AMOAND.W"]
name = "Atomic AND word"
opcode = "AMO / width / AMOAND.W"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

["AMOAND.D"]
name = "Atomic AND doubleword"
opcode = "AMO / width / AMOAND.D"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

["AMOOR.W"]
name = "Atomic OR word"
opcode = "AMO / width / AMOOR.W"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

["AMOOR.D"]
name = "Atomic OR doubleword"
opcode = "AMO / width / AMOOR.D"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

["AMOXOR.W"]
name = "Atomic XOR word"
opcode = "AMO / width / AMOXOR.W"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

["AMOXOR.D"]
name = "Atomic XOR doubleword"
opcode = "AMO / width / AMOXOR.D"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

["AMOMAX.W"]
name = "Atomic MAX word"
opcode = "AMO / width / AMOMAX.W"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

["AMOMAX.D"]
name = "Atomic MAX doubleword"
opcode = "AMO / width / AMOMAX.D"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

["AMOMAXU.W"]
name = "Atomic MAXU word"
opcode = "AMO / width / AMOMAXU.W"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

["AMOMAXU.D"]
name = "Atomic MAXU doubleword"
opcode = "AMO / width / AMOMAXU.D"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

["AMOMIN.W"]
name = "Atomic MIN word"
opcode = "AMO / width / AMOMIN.W"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

["AMOMIN.D"]
name = "Atomic MIN doubleword"
opcode = "AMO / width / AMOMIN.D"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

["AMOMINU.W"]
name = "Atomic MINU word"
opcode = "AMO / width / AMOMINU.W"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

["AMOMINU.D"]
name = "Atomic MINU doubleword"
opcode = "AMO / width / AMOMINU.D"
encoding = "R"
extension = "A"
long_description = """
The atomic memory operation (AMO) instructions perform read-modify-write operations for mul-
tiprocessor synchronization and are encoded with an R-type instruction format. These AMO in-
structions atomically load a data value from the address in rs1, place the value into register rd,
apply a binary operator to the loaded value and the original value in rs2, then store the result back
to the address in rs1. AMOs can either operate on 64-bit (RV64 only) or 32-bit words in memory.
For RV64, 32-bit AMOs always sign-extend the value placed in rd.

The operations supported are swap, integer add, bitwise AND, bitwise OR, bitwise XOR, and
signed and unsigned integer maximum and minimum. Without ordering constraints, these AMOs
can be used to implement parallel reduction operations, where typically the return value would be
discarded by writing to x0.
"""

[FLW]
name = "Floating point load word"
opcode = "LOAD-FP"
encoding = "I"
extension = "F"
long_description = """
Floating-point loads and stores use the same base+offset addressing mode as the integer base ISA,
with a base address in register rs1 and a 12-bit signed byte offset. The FLW instruction loads
a single-precision floating-point value from memory into floating-point register rd. FSW stores a
single-precision value from floating-point register rs2 to memory.
"""

[FSW]
name = "Floating point store word"
opcode = "STORE-FP"
encoding = "I"
extension = "F"
long_description = """
Floating-point loads and stores use the same base+offset addressing mode as the integer base ISA,
with a base address in register rs1 and a 12-bit signed byte offset. The FLW instruction loads
a single-precision floating-point value from memory into floating-point register rd. FSW stores a
single-precision value from floating-point register rs2 to memory.
"""

[FADD]
name = "Floating point add"
opcode = "OP-FP / FADD"
encoding = "R"
extension = "F"
long_description = """
Floating-point arithmetic instructions with one or two source operands use the R-type format with
the OP-FP major opcode. FADD.S and FMUL.S perform single-precision floating-point addition
68
and multiplication respectively, between rs1 and rs2. FSUB.S performs the single-precision floating-
point subtraction of rs2 from rs1. FDIV.S performs the single-precision floating-point division of
rs1 by rs2. FSQRT.S computes the square root of rs1. In each case, the result is written to rd.
"""

[FSUB]
name = "Floating point subtract"
opcode = "OP-FP / FSUB"
encoding = "R"
extension = "F"
long_description = """
Floating-point arithmetic instructions with one or two source operands use the R-type format with
the OP-FP major opcode. FADD.S and FMUL.S perform single-precision floating-point addition
68
and multiplication respectively, between rs1 and rs2. FSUB.S performs the single-precision floating-
point subtraction of rs2 from rs1. FDIV.S performs the single-precision floating-point division of
rs1 by rs2. FSQRT.S computes the square root of rs1. In each case, the result is written to rd.
"""


[FMUL]
name = "Floating point multiply"
opcode = "OP-FP / FMUL"
encoding = "R"
extension = "F"
long_description = """
Floating-point arithmetic instructions with one or two source operands use the R-type format with
the OP-FP major opcode. FADD.S and FMUL.S perform single-precision floating-point addition
68
and multiplication respectively, between rs1 and rs2. FSUB.S performs the single-precision floating-
point subtraction of rs2 from rs1. FDIV.S performs the single-precision floating-point division of
rs1 by rs2. FSQRT.S computes the square root of rs1. In each case, the result is written to rd.
"""


[FDIV]
name = "Floating point divide"
opcode = "OP-FP / FDIV"
encoding = "R"
extension = "F"
long_description = """
Floating-point arithmetic instructions with one or two source operands use the R-type format with
the OP-FP major opcode. FADD.S and FMUL.S perform single-precision floating-point addition
68
and multiplication respectively, between rs1 and rs2. FSUB.S performs the single-precision floating-
point subtraction of rs2 from rs1. FDIV.S performs the single-precision floating-point division of
rs1 by rs2. FSQRT.S computes the square root of rs1. In each case, the result is written to rd.
"""


[FSQRT]
name = "Floating point square root"
opcode = "OP-FP / FSQRT"
encoding = "R"
extension = "F"
long_description = """
Floating-point arithmetic instructions with one or two source operands use the R-type format with
the OP-FP major opcode. FADD.S and FMUL.S perform single-precision floating-point addition
68
and multiplication respectively, between rs1 and rs2. FSUB.S performs the single-precision floating-
point subtraction of rs2 from rs1. FDIV.S performs the single-precision floating-point division of
rs1 by rs2. FSQRT.S computes the square root of rs1. In each case, the result is written to rd.
"""


[FMIN]
name = "Floating point min"
opcode = "OP-FP / FMIN"
encoding = "R"
extension = "F"
long_description = """
Floating-point arithmetic instructions with one or two source operands use the R-type format with
the OP-FP major opcode. FADD.S and FMUL.S perform single-precision floating-point addition
68
and multiplication respectively, between rs1 and rs2. FSUB.S performs the single-precision floating-
point subtraction of rs2 from rs1. FDIV.S performs the single-precision floating-point division of
rs1 by rs2. FSQRT.S computes the square root of rs1. In each case, the result is written to rd.
"""


[FMAX]
name = "Floating point max"
opcode = "OP-FP / F"
encoding = "R"
extension = "F"
long_description = """
Floating-point arithmetic instructions with one or two source operands use the R-type format with
the OP-FP major opcode. FADD.S and FMUL.S perform single-precision floating-point addition
68
and multiplication respectively, between rs1 and rs2. FSUB.S performs the single-precision floating-
point subtraction of rs2 from rs1. FDIV.S performs the single-precision floating-point division of
rs1 by rs2. FSQRT.S computes the square root of rs1. In each case, the result is written to rd.
"""


[FMADD]
name = "Floating point fused multiply-add"
opcode = "FMADD"
encoding = "R4"
extension = "F"
long_description = """
Floating-point fused multiply-add instructions require a new standard instruction format. R4-type
instructions specify three source registers (rs1, rs2, and rs3) and a destination register (rd). This
format is only used by the floating-point fused multiply-add instructions.
FMADD.S multiplies the values in rs1 and rs2, adds the value in rs3, and writes the final result to
rd. FMADD.S computes (rs1×rs2)+rs3.
FMSUB.S multiplies the values in rs1 and rs2, subtracts the value in rs3, and writes the final result
to rd. FMSUB.S computes (rs1×rs2)-rs3.
FNMSUB.S multiplies the values in rs1 and rs2, negates the product, adds the value in rs3, and
writes the final result to rd. FNMSUB.S computes -(rs1×rs2)+rs3.
FNMADD.S multiplies the values in rs1 and rs2, negates the product, subtracts the value in rs3,
and writes the final result to rd. FNMADD.S computes -(rs1×rs2)-rs3.
"""

[FMSUB]
name = "Floating point fused multiply-subtract"
opcode = "FMSUB"
encoding = "R4"
extension = "F"
long_description = """
Floating-point fused multiply-add instructions require a new standard instruction format. R4-type
instructions specify three source registers (rs1, rs2, and rs3) and a destination register (rd). This
format is only used by the floating-point fused multiply-add instructions.
FMADD.S multiplies the values in rs1 and rs2, adds the value in rs3, and writes the final result to
rd. FMADD.S computes (rs1×rs2)+rs3.
FMSUB.S multiplies the values in rs1 and rs2, subtracts the value in rs3, and writes the final result
to rd. FMSUB.S computes (rs1×rs2)-rs3.
FNMSUB.S multiplies the values in rs1 and rs2, negates the product, adds the value in rs3, and
writes the final result to rd. FNMSUB.S computes -(rs1×rs2)+rs3.
FNMADD.S multiplies the values in rs1 and rs2, negates the product, subtracts the value in rs3,
and writes the final result to rd. FNMADD.S computes -(rs1×rs2)-rs3.
"""

[FNMADD]
name = "Floating point fused negate multiply-add"
opcode = "FNMADD"
encoding = "R4"
extension = "F"
long_description = """
Floating-point fused multiply-add instructions require a new standard instruction format. R4-type
instructions specify three source registers (rs1, rs2, and rs3) and a destination register (rd). This
format is only used by the floating-point fused multiply-add instructions.
FMADD.S multiplies the values in rs1 and rs2, adds the value in rs3, and writes the final result to
rd. FMADD.S computes (rs1×rs2)+rs3.
FMSUB.S multiplies the values in rs1 and rs2, subtracts the value in rs3, and writes the final result
to rd. FMSUB.S computes (rs1×rs2)-rs3.
FNMSUB.S multiplies the values in rs1 and rs2, negates the product, adds the value in rs3, and
writes the final result to rd. FNMSUB.S computes -(rs1×rs2)+rs3.
FNMADD.S multiplies the values in rs1 and rs2, negates the product, subtracts the value in rs3,
and writes the final result to rd. FNMADD.S computes -(rs1×rs2)-rs3.
"""

[FNMSUB]
name = "Floating point fused negate multiply-subtract"
opcode = "FMNSUB"
encoding = "R4"
extension = "F"
long_description = """
Floating-point fused multiply-add instructions require a new standard instruction format. R4-type
instructions specify three source registers (rs1, rs2, and rs3) and a destination register (rd). This
format is only used by the floating-point fused multiply-add instructions.
FMADD.S multiplies the values in rs1 and rs2, adds the value in rs3, and writes the final result to
rd. FMADD.S computes (rs1×rs2)+rs3.
FMSUB.S multiplies the values in rs1 and rs2, subtracts the value in rs3, and writes the final result
to rd. FMSUB.S computes (rs1×rs2)-rs3.
FNMSUB.S multiplies the values in rs1 and rs2, negates the product, adds the value in rs3, and
writes the final result to rd. FNMSUB.S computes -(rs1×rs2)+rs3.
FNMADD.S multiplies the values in rs1 and rs2, negates the product, subtracts the value in rs3,
and writes the final result to rd. FNMADD.S computes -(rs1×rs2)-rs3.
"""



["FCVT.W.S"]
name = "Convert single floating point to word integer"
opcode = "OP-FP / FCVT"
encoding = "F"
extension = "F"
long_description = """
Floating-point-to-integer and integer-to-floating-point conversion instructions are encoded in the
OP-FP major opcode space. FCVT.W.S or FCVT.L.S converts a floating-point number in floating-
point register rs1 to a signed 32-bit or 64-bit integer, respectively, in integer register rd. FCVT.S.W
or FCVT.S.L converts a 32-bit or 64-bit signed integer, respectively, in integer register rs1 into a
floating-point number in floating-point register rd. FCVT.WU.S, FCVT.LU.S, FCVT.S.WU, and
FCVT.S.LU variants convert to or from unsigned integer values. For XLEN> 32, FCVT.W[U].S
sign-extends the 32-bit result to the destination register width. FCVT.L[U].S and FCVT.S.L[U]
are RV64-only instructions. If the rounded result is not representable in the destination format, it
is clipped to the nearest value and the invalid flag is set. Table 11.4 gives the range of valid inputs
for FCVT.int.S and the behavior for invalid inputs.

All floating-point to integer and integer to floating-point conversion instructions round according
to the rm field. A floating-point register can be initialized to floating-point positive zero using
FCVT.S.W rd, x0, which will never set any exception flags.
"""

["FCVT.L.S"]
name = "Convert single floating point to doubleword integer"
opcode = "OP-FP / FCVT"
encoding = "F"
extension = "F"
long_description = """
Floating-point-to-integer and integer-to-floating-point conversion instructions are encoded in the
OP-FP major opcode space. FCVT.W.S or FCVT.L.S converts a floating-point number in floating-
point register rs1 to a signed 32-bit or 64-bit integer, respectively, in integer register rd. FCVT.S.W
or FCVT.S.L converts a 32-bit or 64-bit signed integer, respectively, in integer register rs1 into a
floating-point number in floating-point register rd. FCVT.WU.S, FCVT.LU.S, FCVT.S.WU, and
FCVT.S.LU variants convert to or from unsigned integer values. For XLEN> 32, FCVT.W[U].S
sign-extends the 32-bit result to the destination register width. FCVT.L[U].S and FCVT.S.L[U]
are RV64-only instructions. If the rounded result is not representable in the destination format, it
is clipped to the nearest value and the invalid flag is set. Table 11.4 gives the range of valid inputs
for FCVT.int.S and the behavior for invalid inputs.

All floating-point to integer and integer to floating-point conversion instructions round according
to the rm field. A floating-point register can be initialized to floating-point positive zero using
FCVT.S.W rd, x0, which will never set any exception flags.
"""

["FCVT.WU.S"]
name = "Convert single floating point to unsigned word integer"
opcode = "OP-FP / FCVT"
encoding = "F"
extension = "F"
long_description = """
Floating-point-to-integer and integer-to-floating-point conversion instructions are encoded in the
OP-FP major opcode space. FCVT.W.S or FCVT.L.S converts a floating-point number in floating-
point register rs1 to a signed 32-bit or 64-bit integer, respectively, in integer register rd. FCVT.S.W
or FCVT.S.L converts a 32-bit or 64-bit signed integer, respectively, in integer register rs1 into a
floating-point number in floating-point register rd. FCVT.WU.S, FCVT.LU.S, FCVT.S.WU, and
FCVT.S.LU variants convert to or from unsigned integer values. For XLEN> 32, FCVT.W[U].S
sign-extends the 32-bit result to the destination register width. FCVT.L[U].S and FCVT.S.L[U]
are RV64-only instructions. If the rounded result is not representable in the destination format, it
is clipped to the nearest value and the invalid flag is set. Table 11.4 gives the range of valid inputs
for FCVT.int.S and the behavior for invalid inputs.

All floating-point to integer and integer to floating-point conversion instructions round according
to the rm field. A floating-point register can be initialized to floating-point positive zero using
FCVT.S.W rd, x0, which will never set any exception flags.
"""

["FCVT.LU.S"]
name = "Convert single floating point to unsigned doubleword integer"
opcode = "OP-FP / FCVT"
encoding = "F"
extension = "F"
long_description = """
Floating-point-to-integer and integer-to-floating-point conversion instructions are encoded in the
OP-FP major opcode space. FCVT.W.S or FCVT.L.S converts a floating-point number in floating-
point register rs1 to a signed 32-bit or 64-bit integer, respectively, in integer register rd. FCVT.S.W
or FCVT.S.L converts a 32-bit or 64-bit signed integer, respectively, in integer register rs1 into a
floating-point number in floating-point register rd. FCVT.WU.S, FCVT.LU.S, FCVT.S.WU, and
FCVT.S.LU variants convert to or from unsigned integer values. For XLEN> 32, FCVT.W[U].S
sign-extends the 32-bit result to the destination register width. FCVT.L[U].S and FCVT.S.L[U]
are RV64-only instructions. If the rounded result is not representable in the destination format, it
is clipped to the nearest value and the invalid flag is set. Table 11.4 gives the range of valid inputs
for FCVT.int.S and the behavior for invalid inputs.

All floating-point to integer and integer to floating-point conversion instructions round according
to the rm field. A floating-point register can be initialized to floating-point positive zero using
FCVT.S.W rd, x0, which will never set any exception flags.
"""



["FCVT.S.W"]
name = "Convert word integer to single floating point"
opcode = "OP-FP / FCVT"
encoding = "F"
extension = "F"
long_description = """
Floating-point-to-integer and integer-to-floating-point conversion instructions are encoded in the
OP-FP major opcode space. FCVT.W.S or FCVT.L.S converts a floating-point number in floating-
point register rs1 to a signed 32-bit or 64-bit integer, respectively, in integer register rd. FCVT.S.W
or FCVT.S.L converts a 32-bit or 64-bit signed integer, respectively, in integer register rs1 into a
floating-point number in floating-point register rd. FCVT.WU.S, FCVT.LU.S, FCVT.S.WU, and
FCVT.S.LU variants convert to or from unsigned integer values. For XLEN> 32, FCVT.W[U].S
sign-extends the 32-bit result to the destination register width. FCVT.L[U].S and FCVT.S.L[U]
are RV64-only instructions. If the rounded result is not representable in the destination format, it
is clipped to the nearest value and the invalid flag is set. Table 11.4 gives the range of valid inputs
for FCVT.int.S and the behavior for invalid inputs.

All floating-point to integer and integer to floating-point conversion instructions round according
to the rm field. A floating-point register can be initialized to floating-point positive zero using
FCVT.S.W rd, x0, which will never set any exception flags.
"""


["FCVT.S.L"]
name = "Convert double word integer to single floating point"
opcode = "OP-FP / FCVT"
encoding = "F"
extension = "F"
long_description = """
Floating-point-to-integer and integer-to-floating-point conversion instructions are encoded in the
OP-FP major opcode space. FCVT.W.S or FCVT.L.S converts a floating-point number in floating-
point register rs1 to a signed 32-bit or 64-bit integer, respectively, in integer register rd. FCVT.S.W
or FCVT.S.L converts a 32-bit or 64-bit signed integer, respectively, in integer register rs1 into a
floating-point number in floating-point register rd. FCVT.WU.S, FCVT.LU.S, FCVT.S.WU, and
FCVT.S.LU variants convert to or from unsigned integer values. For XLEN> 32, FCVT.W[U].S
sign-extends the 32-bit result to the destination register width. FCVT.L[U].S and FCVT.S.L[U]
are RV64-only instructions. If the rounded result is not representable in the destination format, it
is clipped to the nearest value and the invalid flag is set. Table 11.4 gives the range of valid inputs
for FCVT.int.S and the behavior for invalid inputs.

All floating-point to integer and integer to floating-point conversion instructions round according
to the rm field. A floating-point register can be initialized to floating-point positive zero using
FCVT.S.W rd, x0, which will never set any exception flags.
"""

["FCVT.S.WU"]
name = "Convert unsigned word integer to single floating point"
opcode = "OP-FP / FCVT"
encoding = "F"
extension = "F"
long_description = """
Floating-point-to-integer and integer-to-floating-point conversion instructions are encoded in the
OP-FP major opcode space. FCVT.W.S or FCVT.L.S converts a floating-point number in floating-
point register rs1 to a signed 32-bit or 64-bit integer, respectively, in integer register rd. FCVT.S.W
or FCVT.S.L converts a 32-bit or 64-bit signed integer, respectively, in integer register rs1 into a
floating-point number in floating-point register rd. FCVT.WU.S, FCVT.LU.S, FCVT.S.WU, and
FCVT.S.LU variants convert to or from unsigned integer values. For XLEN> 32, FCVT.W[U].S
sign-extends the 32-bit result to the destination register width. FCVT.L[U].S and FCVT.S.L[U]
are RV64-only instructions. If the rounded result is not representable in the destination format, it
is clipped to the nearest value and the invalid flag is set. Table 11.4 gives the range of valid inputs
for FCVT.int.S and the behavior for invalid inputs.

All floating-point to integer and integer to floating-point conversion instructions round according
to the rm field. A floating-point register can be initialized to floating-point positive zero using
FCVT.S.W rd, x0, which will never set any exception flags.
"""


["FCVT.S.LU"]
name = "Convert unsigned double word integer to single floating point"
opcode = "OP-FP / FCVT"
encoding = "F"
extension = "F"
long_description = """
Floating-point-to-integer and integer-to-floating-point conversion instructions are encoded in the
OP-FP major opcode space. FCVT.W.S or FCVT.L.S converts a floating-point number in floating-
point register rs1 to a signed 32-bit or 64-bit integer, respectively, in integer register rd. FCVT.S.W
or FCVT.S.L converts a 32-bit or 64-bit signed integer, respectively, in integer register rs1 into a
floating-point number in floating-point register rd. FCVT.WU.S, FCVT.LU.S, FCVT.S.WU, and
FCVT.S.LU variants convert to or from unsigned integer values. For XLEN> 32, FCVT.W[U].S
sign-extends the 32-bit result to the destination register width. FCVT.L[U].S and FCVT.S.L[U]
are RV64-only instructions. If the rounded result is not representable in the destination format, it
is clipped to the nearest value and the invalid flag is set. Table 11.4 gives the range of valid inputs
for FCVT.int.S and the behavior for invalid inputs.

All floating-point to integer and integer to floating-point conversion instructions round according
to the rm field. A floating-point register can be initialized to floating-point positive zero using
FCVT.S.W rd, x0, which will never set any exception flags.
"""

["FSGNJ.S"]
name = "Floating point sign injection"
opcode = "OP-FP / FSGNJ"
encoding = "R"
extension = "F"
long_description = """
Floating-point to floating-point sign-injection instructions, FSGNJ.S, FSGNJN.S, and FSGNJX.S,
produce a result that takes all bits except the sign bit from rs1. For FSGNJ, the result’s sign bit is
rs2’s sign bit; for FSGNJN, the result’s sign bit is the opposite of rs2’s sign bit; and for FSGNJX,
the sign bit is the XOR of the sign bits of rs1 and rs2. Sign-injection instructions do not set
floating-point exception flags, nor do they canonicalize NaNs. Note, FSGNJ.S rx, ry, ry moves ry
to rx (assembler pseudoinstruction FMV.S rx, ry); FSGNJN.S rx, ry, ry moves the negation of ry
to rx (assembler pseudoinstruction FNEG.S rx, ry); and FSGNJX.S rx, ry, ry moves the absolute
value of ry to rx (assembler pseudoinstruction FABS.S rx, ry).
"""

["FSGNJN.S"]
name = "Floating point sign injection with negation"
opcode = "OP-FP / FSGNJ"
encoding = "R"
extension = "F"
long_description = """
Floating-point to floating-point sign-injection instructions, FSGNJ.S, FSGNJN.S, and FSGNJX.S,
produce a result that takes all bits except the sign bit from rs1. For FSGNJ, the result’s sign bit is
rs2’s sign bit; for FSGNJN, the result’s sign bit is the opposite of rs2’s sign bit; and for FSGNJX,
the sign bit is the XOR of the sign bits of rs1 and rs2. Sign-injection instructions do not set
floating-point exception flags, nor do they canonicalize NaNs. Note, FSGNJ.S rx, ry, ry moves ry
to rx (assembler pseudoinstruction FMV.S rx, ry); FSGNJN.S rx, ry, ry moves the negation of ry
to rx (assembler pseudoinstruction FNEG.S rx, ry); and FSGNJX.S rx, ry, ry moves the absolute
value of ry to rx (assembler pseudoinstruction FABS.S rx, ry).
"""

["FSGNJX.S"]
name = "Floating point sign injection with SOR"
opcode = "OP-FP / FSGNJ"
encoding = "R"
extension = "F"
long_description = """
Floating-point to floating-point sign-injection instructions, FSGNJ.S, FSGNJN.S, and FSGNJX.S,
produce a result that takes all bits except the sign bit from rs1. For FSGNJ, the result’s sign bit is
rs2’s sign bit; for FSGNJN, the result’s sign bit is the opposite of rs2’s sign bit; and for FSGNJX,
the sign bit is the XOR of the sign bits of rs1 and rs2. Sign-injection instructions do not set
floating-point exception flags, nor do they canonicalize NaNs. Note, FSGNJ.S rx, ry, ry moves ry
to rx (assembler pseudoinstruction FMV.S rx, ry); FSGNJN.S rx, ry, ry moves the negation of ry
to rx (assembler pseudoinstruction FNEG.S rx, ry); and FSGNJX.S rx, ry, ry moves the absolute
value of ry to rx (assembler pseudoinstruction FABS.S rx, ry).
"""

["FMV.W.X"]
name = "Move single floating point to integer register"
opcode = "OP-FP / FMV.W.X"
encoding = "R"
extension = "F"
long_description = """
Instructions are provided to move bit patterns between the floating-point and integer registers.
FMV.X.W moves the single-precision value in floating-point register rs1 represented in IEEE 754-
2008 encoding to the lower 32 bits of integer register rd. The bits are not modified in the transfer,
and in particular, the payloads of non-canonical NaNs are preserved. For RV64, the higher 32 bits
of the destination register are filled with copies of the floating-point number’s sign bit.
FMV.W.X moves the single-precision value encoded in IEEE 754-2008 standard encoding from the
lower 32 bits of integer register rs1 to the floating-point register rd. The bits are not modified in
the transfer, and in particular, the payloads of non-canonical NaNs are preserved.
"""

["FMV.X.W"]
name = "Move word integer to single floating point register"
opcode = "OP-FP / FMV.X.W"
encoding = "R"
extension = "F"
long_description = """
Instructions are provided to move bit patterns between the floating-point and integer registers.
FMV.X.W moves the single-precision value in floating-point register rs1 represented in IEEE 754-
2008 encoding to the lower 32 bits of integer register rd. The bits are not modified in the transfer,
and in particular, the payloads of non-canonical NaNs are preserved. For RV64, the higher 32 bits
of the destination register are filled with copies of the floating-point number’s sign bit.
FMV.W.X moves the single-precision value encoded in IEEE 754-2008 standard encoding from the
lower 32 bits of integer register rs1 to the floating-point register rd. The bits are not modified in
the transfer, and in particular, the payloads of non-canonical NaNs are preserved.
"""

["FEQ.S"]
name = "Floating point single precision equal"
opcode = "OP-FP / EQ / FCMP"
encoding = "R"
extension = "F"
long_description = """
Floating-point compare instructions (FEQ.S, FLT.S, FLE.S) perform the specified comparison be-
tween floating-point registers (rs1 = rs2, rs1 < rs2, rs1 ≤ rs2) writing 1 to the integer register rd
if the condition holds, and 0 otherwise.
FLT.S and FLE.S perform what the IEEE 754-2008 standard refers to as signaling comparisons:
that is, they set the invalid operation exception flag if either input is NaN. FEQ.S performs a quiet
comparison: it only sets the invalid operation exception flag if either input is a signaling NaN. For
all three instructions, the result is 0 if either operand is NaN.
"""

["FLT.S"]
name = "Floating point single precision less than"
opcode = "OP-FP / LT / FCMP"
encoding = "R"
extension = "F"
long_description = """
Floating-point compare instructions (FEQ.S, FLT.S, FLE.S) perform the specified comparison be-
tween floating-point registers (rs1 = rs2, rs1 < rs2, rs1 ≤ rs2) writing 1 to the integer register rd
if the condition holds, and 0 otherwise.
FLT.S and FLE.S perform what the IEEE 754-2008 standard refers to as signaling comparisons:
that is, they set the invalid operation exception flag if either input is NaN. FEQ.S performs a quiet
comparison: it only sets the invalid operation exception flag if either input is a signaling NaN. For
all three instructions, the result is 0 if either operand is NaN.
"""

["FLE.S"]
name = "Floating point single precision less than or equal"
opcode = "OP-FP / LE / FCMP"
encoding = "R"
extension = "F"
long_description = """
Floating-point compare instructions (FEQ.S, FLT.S, FLE.S) perform the specified comparison be-
tween floating-point registers (rs1 = rs2, rs1 < rs2, rs1 ≤ rs2) writing 1 to the integer register rd
if the condition holds, and 0 otherwise.
FLT.S and FLE.S perform what the IEEE 754-2008 standard refers to as signaling comparisons:
that is, they set the invalid operation exception flag if either input is NaN. FEQ.S performs a quiet
comparison: it only sets the invalid operation exception flag if either input is a signaling NaN. For
all three instructions, the result is 0 if either operand is NaN.
"""

["FCLASS.S"]
name = "Floating point single precision classify"
opcode = "OP-FP / FCLASS"
encoding = "R"
extension = "F"
long_description = """
The FCLASS.S instruction examines the value in floating-point register rs1 and writes to integer
register rd a 10-bit mask that indicates the class of the floating-point number. The format of the
mask is described in Table 11.5. The corresponding bit in rd will be set if the property is true
and clear otherwise. All other bits in rd are cleared. Note that exactly one bit in rd will be set.
FCLASS.S does not set the floating-point exception flags.
"""

["FMV.S"]
name = "Copy single precision floating point register"
opcode = ""
encoding = "pseudo"
extension = "F"
long_description = """
fsgnj.s rd, rs, rs
"""

["FABS.S"]
name = "Single precision absolute value"
opcode = ""
encoding = "pseudo"
extension = "F"
long_description = """
fsgnjx.s rd, rs, rs
"""

["FNEG.S"]
name = "Single precision negate"
opcode = ""
encoding = "pseudo"
extension = "F"
long_description = """
fsgnjn.s rd, rs, rs
"""

["FMV.D"]
name = "Copy double precision floating point register"
opcode = ""
encoding = "pseudo"
extension = "D"
long_description = """
fsgnj.d rd, rs, rs
"""

["FABS.D"]
name = "Double precision absolute value"
opcode = ""
encoding = "pseudo"
extension = "F"
long_description = """
fsgnjx.d rd, rs, rs
"""

["FNEG.D"]
name = "Double precision negate"
opcode = ""
encoding = "pseudo"
extension = "F"
long_description = """
fsgnjn.d rd, rs, rs
"""

#[]
#name = ""
#opcode = ""
#encoding = ""
#extension = ""
#long_description = """
#"""